1.
Marcus Snowden. An Analysis of Fault-Tolerant Dual-Core Lockstep Architectures and Soft Error Mitigation Strategies in High-Reliability Semiconductor Systems. gmj. 2024;3(10):12-17. Accessed March 28, 2026. https://www.grpublishing.org/journals/index.php/gmj/article/view/376